Login
Username:

Password:

Remember me



Lost Password?

Register now!
Who is Online
152 user(s) are online (151 user(s) are browsing Wiki)

Members: 0
Guests: 152

more...
[Main Page]

HardWaves One Registers

Revision as of 17:42, 15 September 2014; pzebelloni (Talk | contribs)
(diff) ←Older revision | Current revision | Newer revision→ (diff)

Main Page | Recent changes | View source | Page history | Switch to MediaWiki mode

Printable version | Disclaimers | Privacy policy | Current revision

Reg# Name Mode Unit Value
2 REG_PHY_CLASS RO 0
3 REG_PHY_TYPE RO 1


64 REG_APP_VERSION RO 0x1000
65 REG_STATUS_A RO [] BIT[0..3]→ In [0..3]

BIT[4..7]→ Out [0..3]

BIT[8..11]→ FREE

BIT[12..14]→ BATT Level

BIT[15] → BATT Change

66 REG_STATUS_B RO [] BIT[0..2] → ADC0 Level

BIT[3] → ADC0 Change

BIT[4..6] → ADC1 Level

BIT[7] → ADC1 Change

BIT[8..10] → ADC2 Level

BIT[11] → ADC2 Change

BIT[12..14] → ADC3 Level

BIT[15] → ADC3 Change

67 REG_SET_OUT0 RW [s] 0x0000 → OFF

0xFFFF → ON forever

n → ON for 'n' [s] (Read returns remaining time)

68 REG_SET_OUT1 RW [s] 0x0000 → OFF

0xFFFF → ON forever

n → ON for 'n' [s] (Read returns remaining time)

69 REG_SET_OUT2 RW [s] 0x0000 → OFF

0xFFFF → ON forever

n → ON for 'n' [s] (Read returns remaining time)

70 REG_SET_OUT3 RW [s] 0x0000 → OFF

0xFFFF → ON forever

n → ON for 'n' [s] (Read returns remaining time)

71 REG_ADC_BATT RO [mV]
72 REG_ADC_IN0 RO [mV]
73 REG_ADC_IN1 RO [mV]
74 REG_ADC_IN2 RO [mV]
75 REG_ADC_IN3 RO [mV]
76 REG_AUTOSEND_TIME RW [s]
77 REG_PORT_SETUP RW [] BIT[0..3] → Analog Input Mask

BIT[4..7] → IRQ Enable Mask

BIT[8..11] → REN

BIT[12..15] → UP/DOWN

78 REG_DIG_IN0_SETUP RW [] BIT BIT[0..7] → Time

BIT[8..15] → Count

79 REG_DIG_IN1_SETUP RW [] BIT BIT[0..7] → Time

BIT[8..15] → Count

80 REG_DIG_IN2_SETUP RW [] BIT BIT[0..7] → Time

BIT[8..15] → Count

81 REG_DIG_IN3_SETUP RW [] BIT BIT[0..7] → Time

BIT[8..15] → Count

82 REG_ADC_IN0_LL RW [mV]
83 REG_ADC_IN0_L RW [mV]
84 REG_ADC_IN0_H RW [mV]
85 REG_ADC_IN0_HH RW [mV]
86 REG_ADC_IN1_LL RW [mV]
87 REG_ADC_IN1_L RW [mV]
88 REG_ADC_IN1_H RW [mV]
89 REG_ADC_IN1_HH RW [mV]
90 REG_ADC_IN2_LL RW [mV]
91 REG_ADC_IN2_L RW [mV]
92 REG_ADC_IN2_H RW [mV]
93 REG_ADC_IN2_HH RW [mV]
94 REG_ADC_IN3_LL RW [mV]
95 REG_ADC_IN3_L RW [mV]
96 REG_ADC_IN3_H RW [mV]
97 REG_ADC_IN3_HH RW [mV]
98 REG_ADC_HYSTERESIS RW [mV]